

EDA技术实用教程

第9章

VHDL设计优化


9.1 资源优化

9.1.1 资源共享

【例 9-1】

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
USE ieee.std logic unsigned.all;
USE ieee.std logic arith.all;
ENTITY multmux IS
    PORT (A0, A1, B : IN  std logic vector(3 downto 0);
          s : IN  std logic;
          R : OUT std logic vector(7 downto 0));
END multmux;
ARCHITECTURE rtl OF multmux IS
BEGIN
    process(A0,A1,B,s)    begin
        if(s='0') then  R<=A0 * B;  else  R<=A1 * B;  end if;
    end process;
END rtl;
```

9.1 资源优化



9.1.1 资源共享

【例 9-2】

```
ARCHITECTURE rtl OF muxmult IS    --以上部分与例9-1相同
    signal temp : std_logic_vector(3 downto 0);
BEGIN
    process (A0,A1,B,s)    begin
        if(s='0') then    temp<=A0; else    temp<=A1;    end if;
        R <= temp * B;
    end process;
END rtl;
```

9.1 资源优化

9.1.1 资源共享




图 9-1 先乘后选择的设计方法 RTL 结构

9.1 资源优化

9.1.1 资源共享




图 9-2 先选择后乘的设计方法 RTL 结构

9.1 资源优化

9.1.1 资源共享




图 9-3 资源共享反例

9.1 资源优化

9.1.2 逻辑优化

【例 9-3】

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;
ENTITY mult1 IS
    PORT (clk : in std_logic;
          ma : In std_logic_vector(11 downto 0);
          mc : out std_logic_vector(23 downto 0));
END mult1;
ARCHITECTURE rtl OF mult1 IS
    signal ta, tb : std_logic_vector(11 downto 0);
BEGIN
    process (clk) begin
        if (clk'event and clk='1') then
            ta <= ma; tb <= "100110111001"; mc <= ta * tb; end if;
        end process;
END rtl;
```

9.1 资源优化

9.1.2 逻辑优化

【例 9-4】

... --以上同例9-3

```
ARCHITECTURE rtl OF mult1 IS
    signal ta : std logic vector(11 downto 0);
    constant tb : std logic vector(11 downto 0):="100110111001";
BEGIN
process(clk) begin
    if(clk'event and clk='1') then ta<=ma; mc<=ta*tb; end if;
end process;
END rtl;
```

9.1 资源优化

9.1.3 串行化

$$yout = a_0 \times b_0 + a_1 \times b_1 + a_2 \times b_2 + a_3 \times b_3$$

【例 9-5】

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;
ENTITY pmultadd IS
    PORT(a0,a1,a2,a3 : in std_logic_vector(7 downto 0);
         b0,b1,b2,b3 : in std_logic_vector(7 downto 0);
         yout : out std_logic_vector(15 downto 0);
         clk : in std_logic);
END pmultadd;
ARCHITECTURE p_arch OF pmultadd IS
BEGIN
process(clk) begin
    if(clk'event and clk = '1') then
        yout <= ((a0*b0)+(a1*b1))+((a2*b2)+(a3*b3)); end if;
end process;
END p_arch;
```

9.1 资源优化

【例 9-6】

...--以上部分与例9-5相同

9.1.3 串行化

```
        clk, start : in std_logic);
END smultadd;
ARCHITECTURE s_arch OF smultadd IS
    signal cnt : std_logic_vector(2 downto 0);
    signal tmpa, tmpb : std_logic_vector(7 downto 0);
    signal tmp, ytmp : std_logic_vector(15 downto 0);
BEGIN
    tmpa <= a0 when cnt = 0 else
           a1 when cnt = 1 else
           a2 when cnt = 2 else
           a3 when cnt = 3 else      a0;
    tmpb <= b0 when cnt = 0 else
           b1 when cnt = 1 else
           b2 when cnt = 2 else
           b3 when cnt = 3 else      b0;
    tmp <= tmpa * tmpb;
process(clk) begin
    if(clk'event and clk = '1') then
        if (start='1') then cnt<="000"; ytmp<=(others=>'0');
        elsif (cnt<4) then cnt<=cnt+1; ytmp<=ytmp+tmp;
        elsif (cnt=4) then yout<=ytmp;
        end if;    end if;
    end process;
END s_arch;
```

9.2 速度优化

9.2.1 流水线设计



图 9-4 未使用流水线





图 9-5 使用流水线结构

9.2 速度优化



9.2.1 流水线设计



图 9-6 流水线工作图示

9.2 速度优化

9.2.1 流水线设计




图 9-7 8 位加法器流水线工作图示

9.2 速度优化

9.2.1 流水线设计



图 9-8 例 9-7 的时序仿真波形




图 9-9 例 9-8 的时序仿真波形

9.2 速度优化

9.2.1 流水线设计

【例 9-7】EP3C10 综合结果: LCs=10,REG=0,T=7.748ns。

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;
USE ieee.std_logic_arith.all;
ENTITY ADDER8 IS
    PORT (A, B : IN std_logic_vector(7 downto 0);
          CLK,CIN : IN std_logic;          COUT : OUT std_logic;
          SUM : OUT std_logic_vector(7 downto 0));
END ADDER8 ;
ARCHITECTURE rtl OF ADDER8 IS
    SIGNAL SUMC,A0,B0 : std_logic_vector(8 downto 0);
BEGIN
    A0<='0'& A ; B0<='0' & B ;
    process(CLK)  begin
        IF (RISING_EDGE(CLK)) THEN  SUMC <= A0+B0+CIN;  END IF;
    end process;
    COUT<=SUMC(8) ; SUM<=SUMC(7 downto 0);
END rtl;
```

9.2 速度优化

9.2.1 流水线设计

【例 9-8】 EP3C10 综合结果: CLK=275MHz,T=3.63ns, LCs=24, REG=22。

...--以上部分与例 9-7 相同

```
ARCHITECTURE rtl OF ADDER8 IS
SIGNAL SUMC,A9,B9 : std_logic_vector(8 downto 0);
SIGNAL AB5,A5,B5,TA,TB,S : std_logic_vector(4 downto 0);
BEGIN
    A5<='0'& A(3 downto 0); B5<='0'& B(3 downto 0);
    process(CLK) begin
        IF (RISING_EDGE(CLK)) THEN
            AB5<=A5+B5+CIN; SUM(3 downto 0)<=AB5(3 downto 0); END IF;
        end process;
    process(CLK) begin
        IF (RISING_EDGE(CLK)) THEN
            S<=('0'& A(7 downto 4))+('0'& B(7 downto 4))+ AB5(4); END IF;
        end process;
        COUT<=S(4) ; SUM(7 downto 4)<=S(3 downto 0);
    END rtl;
```

9.2 速度优化

9.2.2 寄存器配平




图 9-10 不合理的电路结构

9.2 速度优化

9.2.2 寄存器配平




图 9-11 寄存器配平后的结构

9.2 速度优化

9.2.3 关键路径法




图 9-12 关键路径示意

9.2 速度优化

9.2.4 乒乓操作法








图 9-13 乒乓操作数据缓存结构示意图



习



题



9-1 利用资源共享的面积优化方法对例9-9程序进行优化（仅要求在面积上优化）。

【例 9-9】

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;
USE ieee.std_logic_arith.all;
ENTITY addmux IS
    PORT (R : OUT std_logic_vector(7 downto 0); sel : IN std_logic;
          A,B,C,D : IN std_logic_vector(7 downto 0) );
END addmux;
ARCHITECTURE rtl OF addmux IS
BEGIN
    process(A,B,C,D,sel)    begin
        if(sel='0') then R<=A+B; else R<=C+D; end if;
    end process;
END rtl;
```

习 题

9-9 试通过优化逻辑的方式对图9-14所示的结构进行改进，给出VHDL代码和结构图。




图 9-14 习题 9-9 图

实验与设计

9-1 采用流水线技术设计高速数字相关器

【例 9-10】

```
stemp <= a XOR b;
PROCESS(stemp) BEGIN
CASE stemp IS
WHEN "0000" => c <= "100"; --4
WHEN "0001"|"0010"|"0100"|"1000" => c <= "011"; --3
WHEN "0011"|"0101"|"1001"|"0110"|"1010"|"1100" =>c<= "010"; --2
WHEN "0111"|"1011"|"1101"|"1110" => c <= "001"; --1
WHEN "1111" => c <= "000"; -- 0;
WHEN OTHERS => c <= "000";
END CASE;
END PROCESS;
```

实验与设计

9-2 线性反馈移位寄存器设计




图 9-15 LFSR 举例




图 9-16 另一种 LFSR 结构

实验与设计

9-3 SPWM脉宽调制控制系统设计




图 9-17 SPWM 波生成原理图

实验与设计

9-3 SPWM脉宽调制控制系统设计

【例 9-11】 三角波发生模块。

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
USE ieee.std logic unsigned.all;
USE ieee.std logic arith.all;
ENTITY TRANG3 IS
    PORT ( ADR : IN std logic vector(9 downto 0);
          OUTD : OUT std logic vector(9 downto 0));
END TRANG3 ;
ARCHITECTURE rtl OF TRANG3 IS
    SIGNAL OT1 : std logic vector(9 downto 0);
    SIGNAL CC : std logic vector(10 downto 0);
BEGIN
    process(ADR,CC) begin
        IF (ADR<"1000000000") THEN
            OT1(9 downto 1) <= ADR(8 downto 0); OT1(0)<='0';
            ELSE CC<="10000000000" + (NOT ADR) ;
                OT1(9 downto 1)<=CC(8 downto 0); OT1(0)<='0'; END IF;
        end process;
        OUTD<=OT1;
    END rtl;
```

实验与设计

9-3 SPWM脉宽调制控制系统设计




图 9-18 SPWM 波发生器基本电路图

实验与设计

9-3 SPWM脉宽调制控制系统设计




图 9-19 图 9-18 电路的 SignalTap II 实测波形

实验与设计

9-3 SPWM脉宽调制控制系统设计




图 9-20 三相 SPWM 控制器电路模块图